Abstract: Due to the increasing complexity of modern System-on-Chip (SoC) designs, classical and multi-layer bus architectures are inadequate for meeting the needs of inter-core communication.